Also, out of every comment I've read, only one guy made an accurate prediction:
One word my friends: distributed clock architecture. Instead of having one central clock, which limits the speed of all the components, you have clocks throughout the chip. Much as I detest the PowerPC architecture, IBM has got a PowerPC chip running at 4.5 Ghz equivalent in the lab with this new technique.